ROBERTO GIORGIO RIZZO

Scarica il contatto come vcard Foto

Assegnista di Ricerca

Pubblicazioni più recenti

Rizzo, Roberto Giorgio; Peluso, Valentino; Calimera, Andrea (2021)
TVFS: Topology Voltage Frequency Scaling for Reliable Embedded ConvNets. In: IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS. II, EXPRESS BRIEFS, vol. 68, pp. 672-676. ISSN 1549-7747 Download fulltext
Peluso, V.; Rizzo, R. G.; Calimera, A. (2020)
Efficacy of topology scaling for temperature and latency constrained embedded convnets. In: JOURNAL OF LOW POWER ELECTRONICS AND APPLICATIONS, vol. 10. ISSN 2079-9268 Download fulltext
Peluso, Valentino; Rizzo, Roberto Giorgio; Calimera, Andrea (2019)
Performance Profiling of Embedded ConvNets under Thermal-Aware DVFS. In: ELECTRONICS, vol. 8. ISSN 2079-9292 Download fulltext
Rizzo, ROBERTO GIORGIO (2019)
Energy-Accuracy Scaling in Digital ICs: Static and Adaptive Design Methods and Tools. relatore: MACII, Enrico; , 31. XXXI Ciclo, P.: 155 Download fulltext
Rizzo, Roberto G.; Peluso, Valentino; Calimera, Andrea; Zhou, Jun (2019)
On the Efficiency of Early Bird Sampling (EBS) an Error Detection-Correction Scheme for Data-Driven Voltage Over-Scaling. In: VLSI-SoC: Opportunities and Challenges Beyond the Internet of Things / S.N., S.L., Springer International Publishing, pp. 153-177. ISBN: 978-3-030-15662-6
Rizzo, R. G.; Calimera, A. (2019)
Implementing adaptive voltage over-scaling: Algorithmic noise tolerance vs. approximate error detection. In: JOURNAL OF LOW POWER ELECTRONICS AND APPLICATIONS, vol. 9. ISSN 2079-9268 Download fulltext
Tenace, V.; Rizzo, R. G.; Bhattacharjee, D.; Chattopadhyay, A.; Calimera, A. (2019)
SAID: A Supergate-Aided Logic Synthesis Flow for Memristive Crossbars. In: 22nd Design, Automation and Test in Europe Conference and Exhibition, DATE 2019, Firenze Fiera, ita, 2019, pp. 372-377. ISBN: 978-3-9819263-2-3
Peluso, V.; Rizzo, R. G.; Cipolletta, A.; Calimera, A. (2019)
Inference on the Edge: Performance Analysis of an Image Classification Task Using Off-The-Shelf CPUs and Open-Source ConvNets. In: 6th International Conference on Social Networks Analysis, Management and Security, SNAMS 2019, esp, 2019, pp. 454-459. ISBN: 978-1-7281-2946-4 Download fulltext
Rizzo, Roberto Giorgio; Calimera, Andrea; Zhou, Jun (2018)
Approximate Error Detection-Correction for efficient Adaptive Voltage Over-Scaling. In: INTEGRATION, vol. 63, pp. 220-231. ISSN 0167-9260
Rizzo, Roberto Giorgio; Tenace, Valerio; Calimera, Andrea (2018)
Multiplication by Inference using Classification Trees: A Case-Study Analysis. In: IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1-5. ISBN: 978-1-5386-4881-0
Rizzo, Roberto G.; Peluso, Valentino; Calimera, Andrea; Zhou, Jun; Liu, Xin (2017)
Early bird sampling: A short-paths free error detection-correction strategy for data-driven VOS. In: IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), Abu Dhabi, October 2017, pp. 1-6. ISBN: 978-1-5386-2880-5
Rizzo, ROBERTO GIORGIO; Calimera, Andrea (2017)
Tunable Error Detection-Correction for Efficient Adaptive Voltage Over-Scaling. In: NGCAS'17: New Generation of Circuits and Systems, Genova, September 2017, pp. 13-16. ISBN: 978-1-5090-6447-2
PELUSO, VALENTINO; RIZZO, ROBERTO GIORGIO; CALIMERA, ANDREA; MACII, Enrico; ALIOTO, ... (2017)
Beyond Ideal DVFS Through Ultra-Fine Grain Vdd-Hopping. In: VLSI-SoC: System-on-Chip in the Nanoscale Era – Design, Verification and Reliability / S.N., S.L., Springer, pp. 152-172. ISBN: 978-3-319-67103-1 Download fulltext
Rizzo, Roberto Giorgio; Miryala, Sandeep; Calimera, Andrea; Macii, Enrico; Poncino, ... (2015)
Design and Characterization of Analog-to-Digital Converters using Graphene P-N Junctions.. In: GLSVLSI '15, Pittsburgh, PA (USA), 20-22 May, pp. 253-258. ISBN: 978-1-4503-3474-7
Vedi tutte le pubblicazioni su Porto@Iris